GE Fanuc IC697BEM731F PLC Bus Controller Module – Series 90-70

GE Fanuc IC697BEM731F Series 90-70 Remote I/O Bus Controller Module — Backplane Architecture and Distributed Control Logic

The IC697BEM731F is a Remote I/O Bus Controller Module (BCM) designed for the GE Fanuc Series 90-70 VME-based programmable controller platform. Within a distributed control architecture, this module occupies a standard 6U VME slot in the CPU rack and assumes the role of bus master on the Series 90-70 proprietary coaxial remote I/O bus. Its primary function is to extend the I/O address space of the host CPU beyond the physical boundaries of the local rack, enabling deterministic, scan-synchronized communication with up to 31 remote I/O drops distributed across a plant floor footprint of up to 750 meters per bus segment.

Unlike passive I/O expanders, the IC697BEM731F executes an autonomous polling cycle on the remote bus, independent of the CPU scan cycle overhead. The BCM maintains its own bus timing state machine, issuing token-passing frames to each configured Bus Receiver Module (BRM) in a fixed round-robin sequence. This architecture decouples remote I/O latency from CPU processing load, preserving deterministic scan times even as the remote I/O count scales toward the 31-drop maximum. The result is a control loop with predictable worst-case response times — a requirement in continuous-process and safety-adjacent applications where jitter in I/O update rates is operationally unacceptable.

The F-revision suffix designates the hardware and firmware revision level of this specific production run. Revision F incorporates updated ASIC logic for improved bus arbitration stability under high-noise electrical environments, and is backward-compatible with all earlier IC697BEM731 revision levels at the rack and software configuration level.

Real-time Stock & RFQ: [email protected] | WhatsApp: +86 18359268345

Technical Parameters

Hardware Logical Analysis

VME Backplane Bus Interface and Arbitration

The IC697BEM731F interfaces to the Series 90-70 CPU rack via the VME P1 and P2 connector rows. On the VME bus, the BCM operates as a non-master slave device — it does not arbitrate for VME bus mastership during normal operation. Instead, the CPU writes I/O image data to a dual-port RAM buffer resident on the BCM board. This buffer architecture eliminates VME bus contention between the CPU scan cycle and the remote I/O polling cycle, allowing both processes to execute concurrently without mutual blocking. The dual-port RAM is organized as two independent address spaces: one mapped to the CPU-side VME interface, the other to the BCM’s internal bus controller ASIC. Semaphore logic governs read/write access to prevent data corruption at buffer boundaries during simultaneous access events.

Remote I/O Bus State Machine and Token Passing

The BCM’s core logic is implemented in a dedicated bus controller ASIC that manages the remote I/O bus protocol independently of the VME interface. The ASIC executes a fixed-period polling loop: it issues a token frame to each configured remote drop address in sequence, waits for the BRM acknowledgment and I/O data payload, then advances to the next drop. If a drop fails to respond within the defined timeout window (typically 1–2 ms per drop), the BCM logs a bus fault, sets the corresponding fault bit in the I/O image, and continues polling the remaining drops. This fail-continue behavior prevents a single failed remote drop from halting the entire bus scan — a critical design requirement for process-continuous applications.

EMC Design and Signal Integrity

The coaxial bus interface on the IC697BEM731F uses a transformer-coupled line driver/receiver circuit. Transformer coupling provides galvanic isolation between the BCM’s internal logic ground and the coaxial bus shield, suppressing common-mode noise induced by ground potential differences across long cable runs in industrial environments. The 75 Ω characteristic impedance of the RG-6 coaxial bus, combined with mandatory termination resistors at each bus end, minimizes signal reflections that would otherwise corrupt the Manchester-encoded bus frames at 1 Mbps. The board-level PCB layout routes the coaxial interface traces with controlled impedance and includes ferrite bead filtering on the +5 V supply rail to attenuate high-frequency switching noise from adjacent VME modules.

Revision F ASIC Updates

The F-revision hardware incorporates an updated bus controller ASIC with refined arbitration timing margins. Earlier revisions exhibited marginal bus recovery behavior when multiple drops simultaneously lost and re-established communication — a scenario that could occur during plant-wide power transients. The F-revision ASIC implements a staggered re-entry protocol: recovering drops are re-admitted to the polling sequence one at a time, preventing simultaneous bus traffic bursts that could saturate the 1 Mbps bandwidth and cause cascading timeout faults. This improvement is transparent to the CPU and requires no software or configuration changes.

System Integration Benefits

• Deterministic I/O scan extension: The BCM’s autonomous polling cycle runs at a fixed period independent of CPU scan load, ensuring remote I/O update rates remain stable even when the CPU executes computationally intensive ladder logic or function block programs.
• Scalable distributed architecture: A single IC697BEM731F supports up to 31 remote drops, each capable of hosting a full complement of Series 90-70 analog and discrete I/O modules. Multiple BCMs can be installed in one CPU rack, multiplying the total remote I/O capacity without requiring additional CPUs.
• Transparent fault diagnostics: Bus faults, drop communication losses, and BRM hardware errors are mapped directly into the CPU’s I/O fault table. The Proficy Machine Edition environment displays fault codes with drop address and fault type, enabling maintenance personnel to isolate faults to a specific remote rack without bus analyzers or oscilloscopes.
• 750-meter bus reach: The 750 m per-segment cable distance accommodates large facility footprints — including multi-building process plants and long conveyor systems — without signal repeaters or fiber media converters, reducing infrastructure cost and potential failure points.
• Zero-impact drop failure: The fail-continue polling logic ensures that a single failed remote drop does not interrupt I/O updates to the remaining 30 drops. The CPU receives a fault notification and continues executing the control program with the last-known-good values for the failed drop’s I/O points, per the configured fault response strategy.
• Direct backward compatibility: The IC697BEM731F is pin-compatible and firmware-compatible with all earlier IC697BEM731 revision levels. Replacement requires no rack modification, no software re-configuration, and no changes to the CPU I/O tree — a critical requirement for MRO replacements in production environments where downtime is measured in thousands of dollars per hour.
• Reduced main panel wiring density: Concentrating field device terminations at remote I/O racks located near the process equipment eliminates long home-run cable runs to the main control panel. This reduces panel wiring labor, cable tray fill, and the associated voltage drop and noise pickup on long analog signal cables.
• Proficy Machine Edition integration: The BCM appears as a standard hardware element in the Proficy Machine Edition I/O configuration tree. Rack/slot assignment, drop count, and fault response parameters are configured graphically with no custom code. The configuration is stored in the CPU project file and downloaded as part of the standard program download sequence.
• Long-term spare parts availability: The Series 90-70 platform has an installed base spanning three decades across heavy industry globally. The IC697BEM731F remains one of the most actively sourced spare modules in the GE Fanuc legacy ecosystem, with verified stock available through specialized industrial automation distributors.

Quality Assurance & Global Logistics

Every IC697BEM731F unit shipped from siemensplc.com undergoes a structured pre-shipment verification process. Physical inspection covers connector pin integrity, PCB surface condition, component seating, and label authenticity cross-referenced against GE Fanuc production marking standards. Units with evidence of rework, re-marking, or non-original components are rejected at intake. Functional power-on testing is performed where compatible test fixtures are available, verifying backplane power rail response and bus interface initialization sequences.

Packaging follows ESD-safe protocols: each module is sealed in a conductive anti-static bag, placed in foam-lined corrugated carton with humidity indicator card, and labeled with part number, revision, and serial number for full traceability. A 12-month warranty from the date of shipment covers manufacturing defects and functional failures under normal operating conditions.

Logistics operations are based in Xiamen, China, with direct access to international express freight services including DHL Express, FedEx International Priority, and UPS Worldwide Expedited. Standard export documentation — commercial invoice, packing list, and certificate of origin — is prepared for all international shipments. Customers requiring additional documentation such as Certificate of Conformance, material test reports, or customs HS code declarations should specify requirements at the time of order. Typical dispatch lead time for in-stock units is 1–3 business days from payment confirmation. Express same-day dispatch is available for orders confirmed before 14:00 CST.

Contact Information